Strained silicon channel FETs grown on virtual SiGe substrates show clear potential for RF applications, in a material system compatible with silicon VLSI. However, the optimisation of practical RF devices requires some care. 0.1-0.12pm gate length designs are investigated using Monte Carlo techniques. Although structures based on 111-V experience show fT values of up to 94 GHz, more realistic designs are shown to be limited by parallel conduction and ill constrained effective channel lengths. Aggressively scaled SiGe devices, following state-of-the-art CMOS technologies, show fT values of up to 80 GHz.
Introduction
Both theoretical and experimental studies show that low field mobility and velocity overshoot are enhanced in Si layers grown pseudomorphically on relaxed SiGe substrates. The induced strain breaks the six fold degeneracy of the Si A valleys, resulting in an improved band offset for the two conduction band valleys whose transverse mass is in the plane of the heterojunction. This increases the in-plane mobility and reduces the intervalley scattering in the Si layer [1,21. Modulation doped field effect transistors (MODFETs) exploiting such strained Si channels have been demonstrated and show clear potential for RF applications [3, 4] . Although measured mobilities do not approach those reported in optimal 111-V devices, mobilities are found to be higher than those of bulk silicon, the channel does isolate conduction electrons from interface roughness scattering, and devices are compatible with conventional Si technology. This makes SiGe devices attractive for Si MMIC design and microwave signal processing applications integrated with conventional Si components.
However, the confinement obtained in a strained channel grown on a 30% Sil-,Ge, virtual substrate is only of the order of 180 meV, and many of the techniques used in the design of 111-V devices (such as &doping and recessed gate technology) cannot be assumed to be either available or appropriate to Si fabrication. Thus the design of practical RF devices requires care in optimisation. In this paper, a number of 0.10 -0.12 pm gate length designs are investigated using Monte Carlo techniques. Insight is gained into the potential of SiGe devices, optimal structures are suggested, and performance is compared to the latest silicon MOSFETs.
Device Structures and Analysis Tools Idealised Devices
Figure l(a) shows a strained silicon channel MODFET based on the vertical layer structure of a state-of-the-art InGaAs pseudomorphic HEMT, with a T-shaped recessed gate and heavily doped cap layers. The gate length is 120 nm with gate to channel separation of 20 nm. A 5~1 0 '~ ~m -~ &doped layer is placed 2.5 nm above the channel. This device is based on present 111-V design experience [5] primarily conjecturing improvements in growth technology and low temperature processing to allow formation of a well defined As 6-doped supply layer. Thus the design will indicate the performance potential of SiGe MODFETs. To simplify modelling, a uniform SiGe substrate is assumed, rather than a 'virtual' substrate with graded Ge concentration. The nominally Si etch stop region of the device is also considered as (undoped) SiGe. Simple 1D Poisson-Schrodinger calculations indicate that if a strained Si etch stop region is included, it will exhibit negligible parallel conduction at d.c. bias points up to VG = 0 V.
It is predicted [6] that SiGe MOSFETs will exhibit greater RF performance than equivalent MODFETs. 
Practical Devices
As noted above, present fabrication technology precludes the use of 6-doping due to high dopant diffusion rates. In its absence, a structure such as that of figure l(c) is appropriate. To achieve high transconductance the gatechannel separation should be as small as possible. To avoid the early onset of parallel conduction at the SiOz interface the spacer and supply layers should be as thin as possible and the supply layer doped highly. With present technology, the 0-7803-4369-7/98 $10.00 0 1 9 9 8 IEEE 
SiGe relaxed buffer
SiGe graded buffer limitations on this structure are set by the need to avoid dopants diffusing through the SiGe spacer into the channel under the influence of realistic thermal fabrication budgets, and the ability to grow thin oxide layers (itself a function of the quality of the sacrificial Si layer atop the highly doped SiGe supply layer) [7] . The gate-channel separation will ultimately be limited by the remote effects of Si02 interface roughness on channel mobility as the spacer is reduced, and the need to control the gate tunnelling current through ultrathin gate oxides. 
Future Devices
An alternate method for achieving optimum performance is to modify an aggressive silicon MOSFET, such as that of figure l(d), a Co salicided T-gate style RF device with measured fT of 65 GHz [SI. Here, the T-gate structure is formed as part of a raised gate/source/drain CMOS process, rather than using multi-level resist processing. A SiGe device based on this technology and simplified for ease of simulation is shown in figure l(e) with a channel-oxide separation of 1 nm and a 4 nm oxide. In simulating both the Si and SiGe MOSFET, the gate, oxide and contact geometries of figure I(e) are used to allow better device comparison.
Monte Carlo Analysis
All of the devices considered are modelled using the Monte Carlo module of the finite element simulator H2F [9] .
We follow Yamada's [l] treatment of the effect of strain on the Si channel bandstructure, with conduction band splitting of A E c = 0 . 6 7~ (eV) and band gap energy E, = 1.11 -0 . 7 4~ (eV). The six phonon scattering model of 
RF analysis
To obtain small signal equivalent circuit data and RF figures of merit, Monte Carlo simulations follow 5x10'' superparticles within these devices on application of a step input voltage change AVG = 0.2 V or AVD = 0.3 V. The transient response is measured for 5.0 ps, with the RamoShockley theorem [ 121 being used to efficiently calculate terminal currents, reducing the effects of statistical noise over purely 'superparticle counting' methods. It is found that structure and doping dependant THz oscillations in device drain currents (possibly due to plasma oscillations in the channel or heavily doped regions) may mask the detailed form of the transients. Therefore multiple traces are averaged to define the response. Complex y-parameters are derived by Fourier transforming the terminal currents, and used to extract the small signal equivalent circuit. The cut-off frequency of the simulated device, fT, is extracted by solving log [Gc(logfl] = 0 where Gc = dZJdZg is the current gain expressed as a function of y-parameters. In order to extract the maximum frequency of oscillation of the simulated device, fmax, the y-parameters are transformed into the s-parameters. f,,, is then extracted by solving log [MAG(logf)] = 0 where MAG is the maximum available gain. Finally, the small signal equivalent circuit is augmented by the addition of external gate and contact resistances, and thus the effect of contact and gate resistance on the 'real' device operation is estimated. Table 11 . Figure 3 shows the channel drift velocities (with 0 signifying the rhs gate edge) found when these devices are biased at VG = -0.2 V. At this bias both of the &doped devices achieve maximum transconductance within the limit that parallel conduction should be less than 10% of total drain current. All of the modelled devices show significant velocity overshoot along the strained silicon channel. As predicted, the modulation doped MOSFET outperforms the equivalent MODFET, improving transconductance by over 50%, and suggesting that an fT of 94 GHz is possible. The performance of the MOSFET results from better 'confinement' of the active region by the self aligned sourcedrain implants, resulting in reduced effective channel length. This is shown clearly in figure 3 .
In general, inclusion of realistic gate, source and drain access resistances reduce the maximum frequency of oscillation, fmax, by at least twice as much as the threshold frequency, fT. The structure of the MOSFET device gives larger small signal equivalent circuit capacitances. Thus the effects of realistic access resistances are more pronounced in the MOSFET, and its advantages, in practical devices, may be lost. The performance of the realistic device design, l(c), proves to be disappointing compared to that of the 6-doped devices. Firstly, the onset of parallel conduction can be clearly seen in the structure of its transfer curve. Below -0.25 V the channel dominates and a g, of approximately 400 mS/mm is obtained, but as parallel conduction increases g, falls to 250 mS/mm (Table 1 is calculated at VG=O V). The onset of parallel conduction will improve as fabrication advances allow reduced spacer layer thickness. However from Table I1 it can be seen that the performance of device 1 (c) is disappointing even when operating without parallel conduction. Table 11 . Due to the structure of these devices, with their smaller ratio of active region to heavily doped implants, the transient Monte Carlo results include more statistical noise for equivalent processing time than devices l(a,b,c). This is reflected in the number of significant digits in their figures of merit. Although the Si FET does not benefit from the increased mobility of the strained Si channel in the SiGe device, it does have a smaller gate-channel separation, and critically, interface roughness scattering is ignored. With realistic access resistance this modelled Si FET has threshold frequency 20 GHz higher than that of the experimentally measured device. Both simulated devices have comparable transconductances and threshold frequencies.
Conclusions
The performance of various strained Si channel MODFETs and MOSFETs has been investigated using transient Monte Carlo simulation techniques. Structures based on 111-V device experience show fT values of up to 94 GHz. Although simulation of practical devices shows them to be severely limited by parallel conduction and ill constrained effective channel lengths, techniques for improving their performance are noted. Practical, aggressively scaled SiGe devices in the style of state-of-theart CMOS technology are modelled and show fT values of up to 80 GHz, although equivalent Si FET performance is comparable if interface roughness scattering is ignored.
